Nico Weber c99a3efc5b LibX86: Disassemble most FPU instructions starting with D9 ... Some of these don't just use the REG bits of the mod/rm byte as slashes, but also the R/M bits to have up to 9 different instructions per opcode/slash combination (1 opcode requires that MOD is != 11, the other 8 have MODE == 11). This is done by making the slashes table two levels deep for these cases. Some of this is cosmetic (e.g "FST st0" has no effect already, but its bit pattern gets disassembled as "FNOP"), but for most uses it isn't. FSTENV and FSTCW have an extraordinary 0x9b prefix. This is not yet handled in this patch.		2020-07-28 18:55:29 +02:00
..
CMakeLists.txt	Build: Switch to CMake :^)	2020-05-14 20:15:18 +02:00
Disassembler.h	LibX86: Remove some unnecessary stuff from Disassembler.h	2020-04-11 13:23:52 +02:00
Instruction.cpp	LibX86: Disassemble most FPU instructions starting with D9	2020-07-28 18:55:29 +02:00
Instruction.h	LibX86: Disassemble most FPU instructions starting with D9	2020-07-28 18:55:29 +02:00
Interpreter.h	LibX86: Disassemble most FPU instructions starting with D9	2020-07-28 18:55:29 +02:00