AnalogDisplayTranscoder.h 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * Copyright (c) 2022, Liav A. <liavalb@hotmail.co.il>
  3. *
  4. * SPDX-License-Identifier: BSD-2-Clause
  5. */
  6. #pragma once
  7. #include <AK/RefPtr.h>
  8. #include <AK/Try.h>
  9. #include <AK/Types.h>
  10. #include <Kernel/Graphics/Intel/Transcoder/DisplayTranscoder.h>
  11. namespace Kernel {
  12. class IntelDisplayConnectorGroup;
  13. class IntelAnalogDisplayTranscoder final : public IntelDisplayTranscoder {
  14. public:
  15. static ErrorOr<NonnullOwnPtr<IntelAnalogDisplayTranscoder>> create_with_physical_addresses(PhysicalAddress transcoder_registers_start_address,
  16. PhysicalAddress pipe_registers_start_address, PhysicalAddress dpll_registers_start_address, PhysicalAddress dpll_control_registers_start_address);
  17. virtual ErrorOr<void> set_dpll_settings(Badge<IntelDisplayConnectorGroup>, IntelGraphics::PLLSettings const& settings, size_t dac_multiplier) override;
  18. virtual ErrorOr<void> enable_dpll_without_vga(Badge<IntelDisplayConnectorGroup>) override;
  19. virtual ErrorOr<void> disable_dpll(Badge<IntelDisplayConnectorGroup>) override;
  20. private:
  21. struct [[gnu::packed]] DPLLRegisters {
  22. u32 divisor_a0;
  23. u32 divisor_a1;
  24. };
  25. struct [[gnu::packed]] DPLLControlRegisters {
  26. u32 control;
  27. u32 padding; // On Gen4, this is the control register of DPLL B, don't touch this
  28. u32 multiplier;
  29. };
  30. IntelAnalogDisplayTranscoder(Memory::TypedMapping<TranscoderRegisters volatile>, Memory::TypedMapping<PipeRegisters volatile>, Memory::TypedMapping<DPLLRegisters volatile>, Memory::TypedMapping<DPLLControlRegisters volatile>);
  31. Memory::TypedMapping<DPLLRegisters volatile> m_dpll_registers;
  32. Memory::TypedMapping<DPLLControlRegisters volatile> m_dpll_control_registers;
  33. };
  34. }