Access.cpp 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231
  1. /*
  2. * Copyright (c) 2020, Liav A. <liavalb@hotmail.co.il>
  3. * All rights reserved.
  4. *
  5. * Redistribution and use in source and binary forms, with or without
  6. * modification, are permitted provided that the following conditions are met:
  7. *
  8. * 1. Redistributions of source code must retain the above copyright notice, this
  9. * list of conditions and the following disclaimer.
  10. *
  11. * 2. Redistributions in binary form must reproduce the above copyright notice,
  12. * this list of conditions and the following disclaimer in the documentation
  13. * and/or other materials provided with the distribution.
  14. *
  15. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  16. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  17. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  18. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  19. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  20. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  21. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  22. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  23. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  24. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25. */
  26. #include <Kernel/PCI/Access.h>
  27. #include <Kernel/PCI/IOAccess.h>
  28. namespace Kernel {
  29. static PCI::Access* s_access;
  30. inline void write8(PCI::Address address, u32 field, u8 value) { PCI::Access::the().write8_field(address, field, value); }
  31. inline void write16(PCI::Address address, u32 field, u16 value) { PCI::Access::the().write16_field(address, field, value); }
  32. inline void write32(PCI::Address address, u32 field, u32 value) { PCI::Access::the().write32_field(address, field, value); }
  33. inline u8 read8(PCI::Address address, u32 field) { return PCI::Access::the().read8_field(address, field); }
  34. inline u16 read16(PCI::Address address, u32 field) { return PCI::Access::the().read16_field(address, field); }
  35. inline u32 read32(PCI::Address address, u32 field) { return PCI::Access::the().read32_field(address, field); }
  36. PCI::Access& PCI::Access::the()
  37. {
  38. if (s_access == nullptr) {
  39. ASSERT_NOT_REACHED(); // We failed to initialize the PCI subsystem, so stop here!
  40. }
  41. return *s_access;
  42. }
  43. bool PCI::Access::is_initialized()
  44. {
  45. return (s_access != nullptr);
  46. }
  47. PCI::Access::Access()
  48. {
  49. s_access = this;
  50. }
  51. static u16 read_type(PCI::Address address)
  52. {
  53. return (read8(address, PCI_CLASS) << 8u) | read8(address, PCI_SUBCLASS);
  54. }
  55. void PCI::Access::enumerate_functions(int type, u8 bus, u8 slot, u8 function, Function<void(Address, ID)>& callback)
  56. {
  57. Address address(0, bus, slot, function);
  58. if (type == -1 || type == read_type(address))
  59. callback(address, { read16_field(address, PCI_VENDOR_ID), read16_field(address, PCI_DEVICE_ID) });
  60. if (read_type(address) == PCI_TYPE_BRIDGE) {
  61. u8 secondary_bus = read8_field(address, PCI_SECONDARY_BUS);
  62. #ifdef PCI_DEBUG
  63. klog() << "PCI: Found secondary bus: " << secondary_bus;
  64. #endif
  65. ASSERT(secondary_bus != bus);
  66. enumerate_bus(type, secondary_bus, callback);
  67. }
  68. }
  69. void PCI::Access::enumerate_slot(int type, u8 bus, u8 slot, Function<void(Address, ID)>& callback)
  70. {
  71. Address address(0, bus, slot, 0);
  72. if (read16_field(address, PCI_VENDOR_ID) == PCI_NONE)
  73. return;
  74. enumerate_functions(type, bus, slot, 0, callback);
  75. if (!(read8_field(address, PCI_HEADER_TYPE) & 0x80))
  76. return;
  77. for (u8 function = 1; function < 8; ++function) {
  78. Address address(0, bus, slot, function);
  79. if (read16_field(address, PCI_VENDOR_ID) != PCI_NONE)
  80. enumerate_functions(type, bus, slot, function, callback);
  81. }
  82. }
  83. void PCI::Access::enumerate_bus(int type, u8 bus, Function<void(Address, ID)>& callback)
  84. {
  85. for (u8 slot = 0; slot < 32; ++slot)
  86. enumerate_slot(type, bus, slot, callback);
  87. }
  88. namespace PCI {
  89. void enumerate_all(Function<void(Address, ID)> callback)
  90. {
  91. PCI::Access::the().enumerate_all(callback);
  92. }
  93. void raw_access(Address address, u32 field, size_t access_size, u32 value)
  94. {
  95. ASSERT(access_size != 0);
  96. if (access_size == 1) {
  97. write8(address, field, value);
  98. return;
  99. }
  100. if (access_size == 2) {
  101. write16(address, field, value);
  102. return;
  103. }
  104. if (access_size == 4) {
  105. write32(address, field, value);
  106. return;
  107. }
  108. ASSERT_NOT_REACHED();
  109. }
  110. ID get_id(Address address)
  111. {
  112. return { read16(address, PCI_VENDOR_ID), read16(address, PCI_DEVICE_ID) };
  113. }
  114. void enable_interrupt_line(Address address)
  115. {
  116. write16(address, PCI_COMMAND, read16(address, PCI_COMMAND) & ~(1 << 10));
  117. }
  118. void disable_interrupt_line(Address address)
  119. {
  120. write16(address, PCI_COMMAND, read16(address, PCI_COMMAND) | 1 << 10);
  121. }
  122. u8 get_interrupt_line(Address address)
  123. {
  124. return read8(address, PCI_INTERRUPT_LINE);
  125. }
  126. u32 get_BAR0(Address address)
  127. {
  128. return read32(address, PCI_BAR0);
  129. }
  130. u32 get_BAR1(Address address)
  131. {
  132. return read32(address, PCI_BAR1);
  133. }
  134. u32 get_BAR2(Address address)
  135. {
  136. return read32(address, PCI_BAR2);
  137. }
  138. u32 get_BAR3(Address address)
  139. {
  140. return read16(address, PCI_BAR3);
  141. }
  142. u32 get_BAR4(Address address)
  143. {
  144. return read32(address, PCI_BAR4);
  145. }
  146. u32 get_BAR5(Address address)
  147. {
  148. return read32(address, PCI_BAR5);
  149. }
  150. u8 get_revision_id(Address address)
  151. {
  152. return read8(address, PCI_REVISION_ID);
  153. }
  154. u8 get_subclass(Address address)
  155. {
  156. return read8(address, PCI_SUBCLASS);
  157. }
  158. u8 get_class(Address address)
  159. {
  160. return read8(address, PCI_CLASS);
  161. }
  162. u16 get_subsystem_id(Address address)
  163. {
  164. return read16(address, PCI_SUBSYSTEM_ID);
  165. }
  166. u16 get_subsystem_vendor_id(Address address)
  167. {
  168. return read16(address, PCI_SUBSYSTEM_VENDOR_ID);
  169. }
  170. void enable_bus_mastering(Address address)
  171. {
  172. auto value = read16(address, PCI_COMMAND);
  173. value |= (1 << 2);
  174. value |= (1 << 0);
  175. write16(address, PCI_COMMAND, value);
  176. }
  177. void disable_bus_mastering(Address address)
  178. {
  179. auto value = read16(address, PCI_COMMAND);
  180. value &= ~(1 << 2);
  181. value |= (1 << 0);
  182. write16(address, PCI_COMMAND, value);
  183. }
  184. size_t get_BAR_space_size(Address address, u8 bar_number)
  185. {
  186. // See PCI Spec 2.3, Page 222
  187. ASSERT(bar_number < 6);
  188. u8 field = (PCI_BAR0 + (bar_number << 2));
  189. u32 bar_reserved = read32(address, field);
  190. write32(address, field, 0xFFFFFFFF);
  191. u32 space_size = read32(address, field);
  192. write32(address, field, bar_reserved);
  193. space_size &= 0xfffffff0;
  194. space_size = (~space_size) + 1;
  195. return space_size;
  196. }
  197. }
  198. }